About Website:
1vlsi Design Flow 2advanced Digital Design 3advanced Digital Design Using Verilog Hdl 4 On-chip Bus Protocols (axi4.0, Ocp3.0) 5 Peripheral Bus Protocols(usb3.0/pciex Gen3) 6advanced Verilog for Verification 7systemverilog for Advanced Verification 8asic Verification Concepts 9asic Verification Methodologies : Ovm 10projects : Module(ip) Level Verification Projects O Project#1 : Verilog Based Rtl Project Based Complex Project O Project#2 : Systemverilog Based Project Based Complex Ip
Deals in: VLSI Training, ASIC Training, ASIC Verification Courses, Advanced VLSI Design Courses, Smart Chip Design, Training Institutes